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3,543,050 a specified DC level is transmitted to the synchronous 
PEAK POLARITY SELECTOR pulse generator or other utilization device ~ i t h  a pre- 
T. 0. p J ~ ~ ,  i ~ ~ ~ i ~ ~  ~ ~ ~ i ~ i ~ ~ ~ ~ ~ ~ ~  of the N ~ ~ E ~ ~ ~ ~  A ~ ~ ~ -  determined polarity regardless of how the electrodes are 
nautics and Space Administration, with respect to an connected to the subject or the magnetic record, 
inventicm of Stephen K. Shepard, Pasadena, Calif. OBJECTS AND SUMMARY THE INVENTION 
Filed Oct. 30, 1968, Ser. No. 771,937 
Int. CI. H03k 5/20 A primary object of the present invention is to provide 
U.S. C1. 307-235 12 CIaims a system for monitorinp; an unsvmmetrical waveform and 
for automatically transmitting only that park of a wave- 
form above or below a specified D C  level which has a 
ABSTRACT O F  THE DISCLBSmE predetermined peak amplitude relation to the other, such 
Apparatus is disclosed for monitoring an alternating greatest peak 
signal, such as an electrocardiograph waveform, to select Another object is to provide a system for generating a 
the polarity of greatest peak amplitude with respect to a pulse of a predetermined polarity and amplitude from 
specified D C  level and to transmit to a utilization device, 15 the R wave of a cardiac QRS complex regardless of the 
such as a cardiotachometer, only that part of the waveform polarity of the R wave- 
above or below that level which has the greatest peak am- Still another object is to  provide a system for detecting 
plitude. A signal presence detection circuit enables the the Presence of a periodic signal. 
peak polarity selection to be made automatically by com- Yet another object is to provide a buBered system for 
paring the absolute values of peak voltages of the two 20 switching to a common channel a selected one of two 
polarities and setting a flip-flop accordingly. The flip-flop 
then selectively enables an output switch for transmitting These and other objects are achieved in apparatus by 
to an output terminal the polarity of greatest amplitude, Warate  means for detecting and storing the peak abso- 
but inverted if necessary to provide an output signal with lute amplitude of each polarity of an input wxieform 
a predetermined polarity. 25 with respect to  a reference level. A comparator connected 
to both peak storage means sets or resets a Wig-flop ac- 
cording to which means is storing a vokta~e sigma1 of 
greatest absolute amplitu'de. The ~ o m p l e m e ~ a r y ~ o u t P u t  
ORIGIN OF INVENTION signals from the flip-flop actuate a pair of polarity select- 
The invention described herein was made in the per- 30 ing switches such that only one will transmit an output 
formance of work under a NASA contract and is sub- signal over a common output channel at any given time. 
ject to the provisions of Section 305 of the National Aero- One switch is connected to transmit that part of the input 
nautics and Space Act of 1958, Public Law 85-568 (72 waveform below a reference level in inverted form while 
Stat. 435; 42 USC 2457). the other is connected to transmit that part of the wave- 
35 form above the reference level in tminverted form. Ia 
that manner, the part of the input signal having peak sig- 
BACKGROUND OF THE INVENTION nals of greatest absolute amplitude is transmitted with 
a predetermined polarity. Alternatively, the sy~tem may (1) Field of the invention be readily adapted to transmit only tkat part of the 
This invention relates to a peak polarity selector and 40 input signal having peak signals of lowest absolute am- 
more particularly to a system for monitoring a waveform plitude by reversing the connections of the flip-flop to (he 
in order to transmit, with a predetermined polarity, that gates. 
part of the waveform above or below a specified D C  Means for detecting the presence of a signd is pro- 
level which has the greatest peak amplitude. vided to trigger the flip-flop in order that peak polarity 
(2) Description of the prior art 45 selection be made automatically witlrIin a few cycles alFler the input signal is known to be present. The signal-pres- 
There are many applications for instruments having in- ence detecting means comprises an integrating capacitor. 
put electrodes required to be connected to a signal source connected to receive pulses of a predetermined polarity 
with a particular polarity in order to facilitate monitor- in  response to peak signals of the input signal. In a pre- 
ing or analyzing the signal. For instance, in cardiac in- 50 ferred embodiment, the pulses are derived by detecting 
strumentation, it is desirable to monitor an electrocardio- the peaks of the signal transmitted by the polarity select- 
graph signal for a variety of reasons, either directly from ing gates, and triggering a monostable mltivibrator with 
the subject or from a magnetic tape record. those peaks in order that the signal-presence detecting in- 
Each cycle of the electrocardiograph signal includes a tegrator receive a pulse of uniform amplitude and wid& 
distillctive QRS complex comprising two small peaks of 55 in response to  each peak detected. Several pulses must be 
one polarity referred to as the Q and the S waves, and integrated before a threshold switch with predetermined 
a larger peak of the opposite polarity referred to as the hysteresis triggers the flip-flop. If the signal i s  lost, the 
R wave. Other waves of the same polarity as the R wave integrating capacitor will start to discharge, and after it 
will occur, but with lower peak amplitudes so that it would fails to receive pulses for a period determined by its Re7 
be feasible to bias an amplifier for transmission of only 60 time constant, the threshold switch will be reset. itlow- 
the R wave. That would be useful in developing a syn- ever, the peak polarity selection made by the dip-flop is 
chronizing signal for processing the entire electrocardio- left unaltered until the presence of an jnput signal is again 
graph record. However, if an amplifier is so biased, care detected, whereupon the flip-flop will again be triggered to 
must be taken to connect the electrodes to the subject or a state which corresponds to the greatest voltage output of 
magnetic tape record such that the electrocardiograph 65 the two peak storage means. 
signal is applied to the amplifier with the proper polarity. Each peak storage means comprises a capacitor which is 
Otherwise the Q and the S waves of the other polarity may preferably discharged completely upon one cycle of the in- 
be transmitted to  produce either double synchronizing put signal not being present. That is acconlplished by an 
pulses or, more likely, unreliable generation of synchro- arrangement in which the peak storage means are con- 
nizing pulses. Therefore, it would be desirable to have a 70 tinually reset while no signal is present. Once a signal is 
peak polarity selector in the electrocardiograph signal present of sufficient amplitude to cause the multlvibrator 
channel so that only part of the waveform above or below to be triggered, the process of continually resetting the 
3 
peak storage means is discontinued. If the multivibrator 
4 
FIG. 2 illustrates in waveform A two cycles of an EMG 
is not triggered for a period which exceeds the longest signal. The first is shown in an ideal form to point out 
expected period of the input signal, the peak storage the characteristic QRS complex of peaks in one cycle. 
means are again immediately discharged. Other peaks P, 'P; and U are also of some interest to car- 
The pair of polarity selecting switches actuated by the diologists and researchers. For the purpose of synchroniz- 
flip-flop comprises first and second transistors of a given ing instrumentation, it is common practice to use the peak 
conductivity type connected to a common collector re- of greatest magnitude, but that would not be possible 
sistor by separate buffer diodes, and third and fourth without filtering noise since such noise may be of equal 
transistors of opposite conductivity. The third transistor or greater amplitude. For example, if a threshold device, 
has its collector connected directly to the collector of the such as a Schmitt trigger circuit, is biased to trigger only 
first transistor and its emitter connected directly to the on peak waves greater than a predetermined amplitude 
supply voltage (circuit ground) for the common collector represented by a dotted line 3, a noise peak N1 may also 
resistor. The fourth transistor has its collector connected trigger the device. Only noise peaks of lower amplitude, 
directly to the collector of the second transistor and its such as peak N2, would be eliminated. 
emitter connected directly to the same supply voltage. 15 If the waveform A were to be filtered to attenuate the 
Accordingiy, while the third transistor is turned on by a noise, the waveform 3 would be produced with only the 
control signal on its base, the input signal a t  the base of R wave exceeding the threshold level. The R wave may 
the first transistor is shunted to the supply voltage. Sim- then be reliably used to produce synchronizing pulses if 
iiarly, while the fourth transistor is turned on  by a sep- the delay At is compensated. That delay is a function of 
arate control signal, the input signal a t  the base of the 20 the center frequency of the R wave, the center frequency 
second transistor is shunted. The control signals are com- of the filter and the transmission delay through the filter. 
plementary output signals of the flip-flop. In that manner, FIG. 1 shows such a filter 4, a narrow band pass filter 
only one of the input signals a t  the base of the first and with a preamplifier if needed and a center frequency of 
second transistors is transmitted in inverted form at any about 17 Hz. However, the output of the filter can not be 
given time. 2.5 applied directly to the threshold device to produce R-trig- 
The novel features of the invention are set forth with gered pulses, even with post amplification unless it is first 
particulariq in the appended claims. The invention will determined that the input signal polarity is such that the 
best be understood from the following description when R wave is of the same polarity as the threshold bias level 
read in conjunction with the accompanying drawings. 3 (FIG. 2).  Since the EKG signal recorded on the mag- 
BRIEF OF THE DRAWINGS 30 netic tape 1 may be of either polarity, a peak polarity se- lector 5 is coupled to the filter 4 bv an automatic-gain-con- 
FIG. 1 is a block diagram of cardiac synchronous pulse trol (AGC) means 6. - 
generator employing the present invention. The peak polarity selector 5 transmits to a threshold 
FIG. 2 is a waveform diagram of an electrocardio- detector 7 the positive part, or the negative part inverted, 
graph signal with noise and of the electrocardiograph 35 of the recorded waveform, depending upon which has 
signal filtered to  attenuate noise. peak waves of greatest amplitude. In that manner, the 
FIG. 3 is a schematic diagram of a preferred embodi- peak detector 7 receives the R waves which exceed a 
ment o i  the invention. minimum threshold value and triggers a monostable mul- 
DESCRIPTION OF THE PREFERRED tivibrator 8. The output of the monostable multivibrator 
EMBODIMENTS 40 is then applied to the computer 2 as a train of synchroniz- ing pulses. It  is also applied to a signal presence detec 
The eaaabodiment of the invention specifically disclosed tor 9 which signals to the ~ e a k  polarity selector 5 that a 
herein is adapted for use in a cardiac instrumentation. signal from track Y is present, as evidenced by the mono- 
H ~ ~ ~ ~ ~ ~ ,  i; be understood that the teachings of stablq multivibrator 8 having been triggered, but not un- 
the invention are equally applicable to other require- 45 til it has been so triggered several times by peaks of either 
ments for instrumelltation involving unsymmetrical wave- polarity of the waveform B as shown in FIG- 2 or in- 
forms. Moreover, it should be appreciated that although verted- 
the invention specifically disclosed is adapted to select for It should be noted that the peak polarity selector 5 
transmission that half of the input signal waveform hav- transmits a feedback signal to the AGC means 6 so that 
ing the greatest peak amplitude, the polarity selection may 30 if the input signal is of the waveform 3 inverted, the 
be modified to transmit that half of the waveform having filtered waveform will be amplified sufficiently to pro- 
the smallest amplitude, depending upon the environment vide an output to trigger the multivibrator 8. According- 
or the specific operating requirements of the instrument ly, regardless of the polarity of the input signal to the 
employing the invention. It  should be further appreciated polarity selecting system comprising the peak detector 7, 
that although particular configurations for most of the 36 multivibrator 8, signal presence detector 9 and peak polar- 
operating circuits are shown, other configurations may ity selector 5, pulses are applied to the signal presence 
be employed. detector 9 which, after several cycles, enables the polar- 
Referring now lo FIG. 1, the cardiac instrumentation ity selector 5 to select that part of the input signal wave- 
contemplated involves recording an EKG signal on track form having greatest peak amplitudes with respect to a 
X of magnetic tape 1 and processing the recorded signal 60 predetermined reference level. The signal presence detec- 
to obtain a noise free waveform of one cardiac cycle. tor 9 may also signal to the computer that averaging cycles 
Recognizing that noise is random, a noise-free waveform of the waveform may commence because once the peak 
of one cardiac cycle may be obtained (without the dis- polarity selection is made, the synchronizing pulses are 
tortion produced by filtering techniques) by the simple ex- generated by triggering the multivibrator $ with the R 
pedient of averaging a number of cycles (about 50 or  63 wave. The polarity selection made is remembered by the 
more) of the recorded EKG signal in a computer 2. TO peak polarity selector 5 in the event the input signal is 
synchronize the computer 2 with the cycles of the re- lost. If the input signal is lost only momentarily, syn- 
corded signal, the same EKG signal is recorded on track chronous pulse generation resumes when the signal is re- 
3' of the tape and processed to produce synchronizing stored without any change. In the meantime, it may be 
pulses. Due to a finite delay in producing synchronizing 70 possible for the operation of the computer to continue 
pulses, the record and playback system of track Y is without intolerable drift. However, if the signal is lost 
adjusted relative to  the system of track X such that the for a longer period of time, the signal presence indication 
waveforms from track Y will lead the waveforms from from the detector 9 ceases to be transmitted and the op- 
tr'xck X by an amount sufficient to compensate for that eration of the computer may be either terminated or sus- 
delay. 75 pended. Meantime, the polarity selector is prepared to 
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make a new peak polarity selection when there is a signal terminal would be driven toward circuit ground. Conse- 
present again. quently, once the signal-presence detection means lmns 
The peak polarity selector 5 and signal presence detec- transistor Qlz on, the flip-flop 21 is triggered to the cai- 
tor 9 will now be described with reference to FIG. 3 rect state if not already in that state. 
which shows an input terminal 10 adapted to be con- The flip-flop 21  in turn actuates ;he polari!y selecting 
nected to the output of the AGC means 6 (FIG. 1) and switch section 17 to cause it to invert and ir-nX?sn~it to 
an output terminal 11 adapted to be connected to the the input terminal of the amplifier 12 the ourpiit sign-% 
gain-control terminal of the AGC means 6. The threshold at  the output terminal of the amplifier 16. Slnce the se: 
peak detector 7 and multivibrator 8 are shown in FIG. 3 input terminal of the flip-flop 21 must have a sigi~ificantfy 
in the same functional block form as in FIG. 1. 10 more positive voltage applied thereio in order for the 
From the foregoing description of FIG. 1, it may be flip-flop 21  to be triggered into its set state. the \iaTlagc 
seen that reliable triggering of the multivibrator 8 via stored by the peak storage means 19 must be sipnifican'tly 
the threshold peak detector 7 requires that an amplifier more negative than the voltage stored by the pcak stoiage 
1 3  have connected at its input terminal the amplified posi- means 18. For greater sensitivity in the settins and ieseh- 
tive half of waveform B shown in FIG. 2 and not the in- 15 ring of the flip-flop 21 in accordance with tne relative peak 
verted negative half. If the amplified and inverted wave- amplitudes of the positive and negative parts of the input 
form is present at the input terminal 10, it is then neces- signal, a second differential amplifier stage rnay be pro- 
sary to selectively couple to the input terminal of the am- vided to further amplify even a small diiference bctwecn 
plifier 13 its negative half via a non-inverting amplifier 15 the voltages stored by the peak storage mcans 18 and 119. 
(instead of an inverting amplifier 161, and a polarity 20 Transistor QI2 is turned on upon a transistor Q1, also 
selecting switch section 17. To  accomplish that, a nega- of the NPN-type being turned on when an integrating 
tive peak storage means 15 is connected to the output of capacitor 40 is sufliciently charged in response to peaks 
the amplifier 15 while a negative peak storage means 19 at the output of amplifier 13 detected by the threshold 
is connected to the output terminal of the inverting ampli- peak detector 7 and converted into uniform pulses by ihc 
fier 16. Accordingly, the peak storage means 18 detects 25 multivibrator 8. The level change at  the collector of 
and stores the negative peak while the peak storage means transistor Qlz turns on a PNP transistor Q14 for a pcriod 
19 detects and stores the positive peak of a waveform, of time determined by the RC time constant of a capacitor 
but both peak amplitudes are stored as negative voltages 41 and a resistor 42. In that manner, the transistor Q14 
(owing to the inversion in amplifier 16) for comparison. conducts to fully charge the capacitor 40 oncc the Iran- 
The non-inverting amplifier should. of course, be balanced 30 &tor QI2 is turned on in order to prevent erratic action 
with the inverting ampliSer 16 with respect to gain. due to the charge on the capacitor 46) being ncar the turn- 
A comparator 20 then sets or resets a triggered RS flip- on threshold level for transistor QI3 such that it may 
flop 2% depending upon which peak storage mains has switch on and off several times before the capacitor 40 
the largest negative charge stored therein i.e., which half becomes more fully charged to hold it on. 
of the waveform has the Seatest Peak amplitude. As 35 Should the input signal be lost or otherwise cea3e to 
shown in FIG. 2, the positive half has the greatest peak have sufficient amplitude to be detected, the -c.oltagc on 
amplitude. Accordingly, the positive half of the wave- the capacitor 40 will discharge to "ihe where traa- 
form inverted by the amplifier 16 and stored by the peak sistor Q13 will no longer conduct. Transistor Qi, will then 
storage means 19 will set the flip-flop 21 through the have its base connected to the same potenrial (circuit 
comparator 281' in order that the polarity selection made 40 ground) as its through a resistor 4-3 and diodes 
by the switch section 17 is that part of the input wave- D3 and D4. Otherwise, while transistor QI3 is conducting, form present at the output of the amplifier 16. the base of the transistor Qlz is connected to a positive 
Each of the peak means BS and I9 potential established by the voltage-cli7iding network com- 
a n  integrating capacitor 30 having one terminal conllected prising the transistor Q1, connected to + 12 volts, a resistor 
to a source of volts anc! the other terminal adapted 45 44, and diodes D3 and D, connected circuit ground. In 
to receive only negative signals through a blocking diode that manner, the voltage drop across twc, diodes can- 
Dl. The output of each peak storage means is coupled nected in series is employed to speed up the turning on 
to an input terminal of the comparator 28 by an emitter of transistor Qlz, thereby insuring a sharp leading 
follower in order to provide a high input impedance for for the trigger signal transmitted to tile flipflop 21. That the discharge ~ a t h  of the storage capacitor 30. A second 50 is because the first few microamperes of current ihraugll 
diode D, is connected to the storage capacitor 30 and transistor Q13 will cause enough voltage drop across the 
poled for discharge thereof when the anode of the diode diodes to turn the transistor Q~~ on. 
D, is connected to a source of -+ 12 volts by a manually Once the input signal is lost and the transic;tor Qlz bas 
operated switch S1 or an electronic switch comprising a been cut off. the positive-going step voltage at its collecior 
PIqP transistor Ql0. A small resistor 31  is ~ ~ I I n e c t e d  be- 55 is coupled by a capacitor 45 to the base of NPW transistor 
tween the storage capacitor 3@ and the diode Dz to Protect Q16 to momentarily turn it on (far a period determined 
the junction of the transistor QIO, and to Prevent arcing by the RC time constant of the capacitor 45 and a re- 
across the contacts of the switch S1 when it is closed. It  sistor &), and thereby discharge the do. ~ i ~ d ~ ~  
also protects the diode DZ against excessive current. Dg and D6 protect the base-emitter juncti~ns of the tran- 
The conlparator 20 comprises a pair of 60 sistors Q14 and QI5 agaillst er,cessively posirivc and nega- QT and Qs connected in a emitter- tive voltage excursions, respectively, as the Wansislor Q12 
resistor configuration. The collector of each transistor is is tL,med on and while resistors 47 and 48 ai-e pro- 
connetcted to an of the 21. IPow- vided to establish the at which the capaci"or 40 may 
ever' the flip-flop is set Or reset Of the be charged and discharged by conduciior1 throergh the difference between voltages stored by the respective peak 65 
storage means 18 and 19 until a signal applied to its transistors Q1'l and Q15 respective'y. 
input terminal by a detection means A resistor 50 connected in parallel with the integrarifaa 
changes from +(i volts to substanlia~ly 0 volts as capacitor 40 is selected to provide tbe desired i~iegrating 
Q~~ of the ~ p ~ - t ~ ~ ~  is turned on, For example, if the time constant, which s h 0 ~ l d  be several cycles of the n me- 
signal present at the input terminal 10 is the amplified 70 form illustrated in FIG. 2. although the signel ai tl-ic 
form of the wavcfcrm B shown in FIG. 2, the negative Output terminal 11 could be applied directly to the base 
output signal of the amplifier 16 would be greater in peak of a PNP transistor Ql6 to charge the capaictor 40, it i s  
amplitude than the negative output of the amplifier 15. preferred to apply the output signal at  terolinal 11 lo the 
Accordingly, the set input terminal of the flip-flop 21 mnltivibrator 8 via the threshold peak detector to dctive 
would be driven toward +12 volts while the reset input 75 pulses of uniform width and amplitude hn order that a 
3,543,050 
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slzcre precisely predetermined nuniber of cycles of the its output shunted to ground by a switching transistor Qzl 
input signal be present before the transistor Q12 is switched of the NPN-type while the flip-flop 21 is in the set slate. 
on, thereby triggering the RS flip-flop 21. If the monostable Diodes Dlo and Dll isoiate the switching transistor asso- 
muli~vibra;or 8 is triggered at a rate below the lowest heart ciated with each of the inverting amplifier transistors Q19 
;ate aliticrpated, the capacitor 40 will discharge sufficiently and Qzo from each other. For instance, assuming the am- 
through the resistor 50 to  turn transistors QlZ and QIS plified form of the waveform B of FIG. 2 to be present a t  
off, Wi~en pulses again trigger the monostable multivibra- the input terminal 10, the peak storage means 19 will cause 
tor 8 at a rate se&iciently high to indicate the presence the flip-flop 21 to be set via the comparator 20 thereby 
of an anput signal, the capacitor 40 will become sufficiently switching transistor Q18 on to shunt the output of the 
charged bcp turn transistors QI2 and Qlg on, thereby once transistor Q19 to ground. The switching transistor Qzl re- 
again triggexing the flip-flop 21 to a state corresponding mains cut off so that the output of the inverting amplifier 
to the output of the comparator 20. 16 is inverted by the transistor Qzo and transmitted via 
A diode D8 i s  connected between the collector and base diode Dl1 to the amplifier 13. Under those conditions, 
cleclrodes of the transistor Q16 in order to  provide a dis- the anode of the diode Dl, is at circuit ground while the 
charge path for the capacitor 40 when the switch Sz is 15 junction between the two diodes Dl, and Di1 is a t  some 
ciosed for manual resetting. In practice, both switches S1 positive potential. Consequently, the diode Dl, is reverse 
and Sz woaid be linked together, so that when the switch biased while the switching transistor Q18 is turned on. 
S,, is close to discharge the capacitors of the peak storage What is claimed is: 
means 18 and 19, the switch S2 would also be closed to 1. In a system for monitoring a period waveform at  
drscharge the integrating capacitor 40. 20 an input terminal that is not symmetrical in both polari- 
The capacitor 30 of each of the peak storage means 18 ties with respect to  a reference and for automatically 
m d  19 is also discharged through diode Dz by transistor transmitting to an output terminal only that polarity of 
Q,, as noted hereinbcfore. That is accomplished by a said waveform having a predetermined peak absolute am- 
relaxation oscillator 55, such as a unijunction transistor plitude relation to the other, the combination comprising: 
oscillator w31ich momentarily turns on transistor Qlo per- 25 first and second means connected to said input terminal 
iodically if positive pulses are not being transmitted by for detecting azd storing the peak absolute amplitude 
the n~onost~tble nli~ltivibrator 8, which is if the presence of each half of an input waveform; 
of a signal is not detected. The period of the relaxation a comparator connected to said first and second means 
oscillator established by the RC time constant of a capaci- for determining whic'h means is storing a peak ab- 
tor and resistor thereof is chosen to be longer than the 30 solute amplitude having said predetermined relation 
expected q~iiet periods during normal continuous signal to the other; 
conditions, i.e., loiiger than the longest expected cardiac a flip-flop iesponsive to said comparator for being set 
cycle of a subject. in a given one of two states in accordance with the 
A transistor QZ4 of the NPN-type is connected as a determination made by said comparator; and 
sxvitcb across the t h i n g  capacitor of the relaxation oscil- 35 switching means responsive to said flip-flop for trans- 
lator such that the capacitor is discharged each time a mitting to said output terminal only that polarity of 
positsve pulse 1s transmitted by the monostable multivibra- said waveform having said predetermined relation 
tor 8. In that manner, the relaxation oscillator is caused to the other as determined by said comparator. 
to remitiate its timing period before turning transistor Qlo 2. The combination as defined in claim 1 wherein said 
on each time a cardiac cycle is detected. If the peak de- 40 ,,itching means transmits either polarity of said wave- 
lector 7 fails to detect a given cardiac cycle, either because forln in response to said flipflop with a predetermined 
the signal has been lost or the R wave of that cycle was polarity. 
not of suficient amplitude, the monostable multivibrator 3. The combination as defined in claim 2 wherein said 
8 will not be triggered. Accordingly, pulses will not be flip-flop is of a type having an input terminal adapted to 
apk'l1-d to the base electrodes of transistors Qi6  and Q74. 45 receive a trigger signal before it will be triggered from 
The reiaxak~on oscillator 55 will then reach the end of its one state to another in respons to said the 
timing peiiod and tnansmit a short pulse to the base of the further comprising means for detecting the 
transistor 10. The latter is momentarily turned on to re- presence of a signal at said system input terminal, and in 
mote all charge from each the peak storage means response thereto for transmitting to said flip-flop a trigger 
and 19. At the same time, the capacitor 40 will begin to  50 signal. 
discharge through the resistor 50. 4. The combination as defined in claim 3 wherein said If a predetermined numbcr of cardiac cycles are missed, 
signal-presence detecting means comprises: the capac~lor 40 will discharge sufficiently to turn transis- 
tors QI2 and Qls off thereby momentarily turning on a threshold peak detector connected to said output ter- 
transistor Q15 to more fully discharge the capacitor 40 as 55 minal for detecting when the peak of each signal 
noted hereinbefore. The peak storage means 18 and 19 wave at said output terminal exceeds a predeter- 
are also Sully discharged. When the presence of an input mined threshold value; 
signal is again detected, and the multivibrator 8 is trig- a transistor connected to said trigger input terminal 
gered, the operation of the oscillator 55 is arrested and of said flip-flop for producing said trigger signal when 
the pal; storage means 18 and 19 are again charged. After 60 actuated in response to a predetermined sig- 
several cycles, the capacitor 40 is also sufficiently charged nal; 
to turn transistor Qla. Immediately upon the transistor an integrating means for actuating said transistor in 
QI2 being turned on, the flip-flop 21 is triggered to set it response to a plurality of input pulse integrated to  
in the state corresponding to the peak polarity determina- provide said voltage signal, said integrating means 
tion made by the comparator 20. The polarity selecting (;.j having a predetermined time constant, whereby in- 
swikch se~tion 14 responds immediately to  any change in put pulses must be received at  a predetermined aver- 
the state of the flip-flop 21 to transmit to the amplifier age rate to be able to provide said voltage signal, 
13 the half of the input signal having the greatest peak and thereafter to  able to continue to provide said 
amplitude from either the ampiifier 1 5  for the negative voltage signal; and 
half and investing amplifier 16 for the positive half. 7 0  means for transmitting pulses to  said integrating means, 
The polarity-selecting switch section17 is comprised of one pulse for each input signal wave exceeding said 
a sktitching iransistor QI8 of the NPN-type which shunts predetermined threshold value as detected by said 
tile output of an inverting amplifier (PNP transistor Q19) threshold peak detector. 
LO gro~ind by the output of the flip-flop 21 while it  is 5. The combination as defined in claim 4 wherein said 
reset. An inverting amplifier (PNP transistor Qzo) has 75  last named means comprises a monostable multivibrator, 
3,543,050 
9 ao 
whereby the number of said plurality of input pulses re- each having its base adapted to receive an input 
quired to be integrated to provide said voltage signal may signal of the same polarity; 
be predetermined. means for coupling half of said waveform at said sys- 
6. The combination as defined in claim 4 further com- tem input terminal of a given polarity to the base of 
prising: one of said first and second transistors for ampllfica- 
an automatic gain control means coupling said un- tion and inversion; 
symmetrical waveform to said system input terminal means for coupling the other half of said waveform 
for varying the gain in response to the amplitude of at said system input terminal in inverted form to the 
the signal at said output terminal. base of one of said first and second transistors for 
7. The combination as defined in claim 6 wherein said 10 anplification and inversion; 
means for transmitting pulses to said integratting means a third transistor having its coIlector-to-emitter circuit 
comprises a monostable multivibrator, whereby the num- connected in parallel with said load resistor in series 
ber of said plurality of input pulses required to be in- with said buffer diode coupling said load resistor 
tegrated to provide said voltage signal may be predeter- to  the collector of said first transistor; 
mined. 15 a fourth transistor having its collector-to-emitter cir- 
8. The combination as defined in claim 4 including cuit connected in parallel with said load resistor in 
means connected to said threshold peak detector for dis- series with said buffer diode coupling said load 
charging said first and second means during each pre- resistor to the collector of said second transistor; 
determined period that said threshold peak detector does means coupling the base of said third transistor to a 
not detect a wave at  said output terminal, said predeter- 20 first output terminal of said flip-fiop; and 
mined period being greater than one period of said un- means coupling the base of said fourth transistor to a 
symmetrical waveform at the system input, but less than second output terminal of said flip-flop complernera- 
two periods thereof. tary to said first output terminal. 
9. The combination as defined in claim 8 wherein said 12. The combination as defined in claim 618 wherein 
means for discharging said first and second means com- 25 said flip-flop is of a type having an input terminal adapted 
prises a relaxation oscillator and means for reinitiating the to receive a trigger signal before it lwill be triggered from 
cycle of operation of said relaxation oscillator in response one state to another in response to  said comparator. the 
to  each wave detected by said threshold peak detector, combination further comprising means for detecting the 
whereby no charge is removed from said first and second 30 presence of a signal at said system input terminal, and in 
means during successive periods of said periodic wave- response thereto for transmitting to said Nip-flop a trig- 
form at said system input terminal that waves thereof are ger signal. 
detected by said threshold detecting means. References Cited 
10. The combination as defined in claim 4 wberein said UNITED STATES PATENTS 
signal presence detecting means further comprises means 35 3,138,763 6/1964 Hendricksorn ---- 307-235 XR 
responsive to said transistor for quickly charging said 3,248,560 4/1966 Leonard -------- 307-235 XR integrating means to a predetermined maximum when 3,287,570 11/1966 Wilson ------------ 307-235 
actuated therebv. and means resoonsive to said transistor 
for lquickly disEharging said intkgrating means to  a prel OTHER REFERENCES 
determined minimum when deactuated immediately upon 40 Gardner: Tristable Threshold Circuit, 1.B.M. Technical 
said voltage signal no longer being provided. Disclosure Bulletin, October 1966, pp. 528-529. 
11. The combination as defined in claim 1 wherein 
said switching means comprises: STANLEY T. KRAWCZEWICZ, Prin~ary Examiner 
first and second transistors of a given conductivity 
type, each having its collector coupled to a common 45 U.S. C1. X.R. 
collector load resistor by a separate buffer diode, and 128-206; 328-116, 147, 150 
